

Techniques for Generating and Measuring Production Code Constructs from Controller Models

Bill Chou, Saurabh Mahapatra
The MathWorks

Copyright © 2009 The MathWorks. Published by SAE International with permission.

ABSTRACT

A key step in Model-Based Design is the deployment of an algorithm as machine code onto a target processor in the production vehicle. Modern software tools automatically generate the algorithmic source code from models. Given the many combinatorial possibilities for realizing a given algorithm within the modeling environment, the generated C source code will be a function of a realization. This dependency is an important consideration because the quality and clarity of the source code impacts the amount of verification and analysis that must be done for production software development. Other factors involved in generating the machine code from the source code, such as compiler optimization and microprocessor architecture, also contribute to this optimization. Organizations that proactively data mine and gather these optimizations into a set of best practices stand to benefit from reduced development times and lower costs. This paper introduces techniques that can be used to generate and measure code constructs used to create a set of best practices for the Simulink modeling environment. The quality of the object code is measured by examining the algorithm compiled within an Integrated Development Environment.

MODEL-BASED DESIGN

Model-Based Design for embedded control systems development involves a process centered on a model—from requirements capture to implementation and test. This model forms the “executable specification” that is used to communicate the desired system performance. The control design is elaborated and continuously tested

against requirements through simulation. Code is generated from models and rapid-prototyping is carried out to assess the performance of the algorithm in a real-time environment. Software-in-the-loop (SIL), processor-in-the-loop (PIL), and hardware-in-the-loop (HIL) testing and verification of the algorithmic code may be done before deployment on the production vehicle.

The use of automatic code generation maintains the link between the model and the generated C source code^[1]. To change the algorithm later in the design process, it is easier to update the model and regenerate the C source code. This method allows the engineer to focus more on integrating algorithmic code and setting up the infrastructure for embedded system deployment^[2].

Figure 1 shows the code generation workflow in Model-Based Design. A and B denote opportunities for optimizing code.




Figure 1. Code generation workflow in Model-Based Design.

For each opportunity, several techniques are available:

- A. Generating C source code from software models:
 - Using modeling design patterns in the controller model
 - Using target-optimized code
- B. Compiling C source code into object code:

The Engineering Meetings Board has approved this paper for publication. It has successfully completed SAE's peer review process under the supervision of the session organizer. This process requires a minimum of three (3) reviews by industry experts.

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in any form or by any means, electronic, mechanical, photocopying, recording, or otherwise, without the prior written permission of SAE.

ISSN 0148-7191

Positions and opinions advanced in this paper are those of the author(s) and not necessarily those of SAE. The author is solely responsible for the content of the paper.

SAE Customer Service: Tel: 877-606-7323 (inside USA and Canada)
Tel: 724-776-4970 (outside USA)
Fax: 724-776-0790
Email: CustomerService@sae.org

SAE Web Address: <http://www.sae.org>

Printed in USA

- Choosing a microprocessor architecture
- Choosing a compiler
- Using compiler-specific optimizations

Two important metrics to measure the quality of control algorithms running on microprocessors are object code size and execution time.

Object code size is used to measure the quality of the control algorithms, although the proposed techniques can save time as well^[3]. This is due to difficulties in profiling object code. One can look at either the execution time or speed. If time is being measured over several trials, the variability requires looking at the minimum, maximum, or average execution times. If efficiency is being measured by throughput, it is measured differently from execution time. Hence, we use object code size to measure the quality of code.

The following examples illustrate the application of these techniques to optimize object code. Real-Time Workshop Embedded Coder is used to automatically generate C source code from Simulink models. The code is compiled and loaded onto processors supported by Green Hills MULTI. Standard code generation optimization settings, such as expression folding and block reduction, and compiler flags, such as `-a` and `-Osize`, were used unless stated otherwise.

GENERATING C SOURCE CODE FROM SOFTWARE MODELS

Two techniques are available for optimizing the C source code generated from the software model: modeling patterns and target-optimized code.

USING MODELING DESIGN PATTERNS IN THE CONTROLLER MODEL - A modeling design pattern is much like a software design pattern used in object-oriented literature^[4]. It is a template containing modeling elements that can be reused in commonly recurring design problems. Figure 2 shows an example of a Stateflow modeling design pattern for the familiar `do-while` logic. This pattern can be used to generate the common `do-while` loop construct in the C code.




Figure 2. Stateflow `do-while` loop design pattern.

We are interested in modeling design patterns that optimize C source code measured by lines of code (LOC). At a high level, it may lead to more optimized object code.

Figure 3 shows the matrix multiplication of two 10x10 matrices `u_1` and `u_2` in Stateflow. The outer two loops use counters `i` and `j` to loop through rows of `u_1` and columns of `u_2`. The inner-most loop computes each element of the output matrix `y_1` as the dot product of the row from `u_1` and the column from `u_2`. The model uses nested loops very similar to the Stateflow `do-while` loop design pattern shown in Figure 2. The difference lies in the duplicate initializations of `y_1[i][j]` in the outer `i` and `j` loops.




Figure 3. Modeling multiplication of two 10x10 matrices without use of a modeling design pattern.

Figure 4 shows 42 LOC generated from this model. Note the checks for `i` and `j` with redundant initializations of `y_1[i][j]` on lines 32–37 and 41–47. These multiple initializations can be reduced to just one initialization before the `do-while` loop in lines 25–29.

```

9 void DO_step(void)
10 {
11     {
12         int8_T sf_j;
13         int8_T sf_i;
14         int8_T sf_k;
15         int32_T sf_exitg;
16         int32_T sf_exitg_0;
17         sf_i = 9;
18         sf_j = 9;
19         sf_k = 9;
20         y_1[99] = 0;
21         do {
22             sf_exitg = 0;
23             do {
24                 sf_exitg_0 = 0;
25                 do {
26                     y_1[sf_i + 10 * sf_j] = u_1(10 * sf_k + sf_i) * u_2(10 * sf_j + sf_k)
27                     + y_1(10 * sf_j + sf_i);
28                     sf_k--;
29                 } while (sf_k >= 0);
30
31                 sf_j--;
32                 if (sf_j >= 0) {
33                     sf_k = 9;
34                     y_1[sf_i + 10 * sf_j] = 0;
35                 } else {
36                     sf_exitg_0 = 1;
37                 }
38             } while ((uint32_T)sf_exitg_0 == 0U);
39
40             sf_i--;
41             if (sf_i >= 0) {
42                 sf_j = 9;
43                 sf_k = 9;
44                 y_1[sf_i + 90] = 0;
45             } else {
46                 sf_exitg = 1;
47             }
48         } while ((uint32_T)sf_exitg == 0U);
49     }
50 }

```

Figure 4. Generated C source code without the use of modeling design patterns.

Figure 5 shows an implementation of the same algorithm that makes proper use of a nested Stateflow do-while loop design pattern. The generated C source code (see Figure 6) has only 25 LOC compared with the 42 LOC shown in Figure 4. The redundant initializations of $y_1[i][j]$ and checks for i and j have been eliminated, resulting in more efficient C source code.




Figure 5. Modeling a multiplication of two 10x10 matrices using nested Stateflow do-while loop design patterns.

```

9 void DO_step(void)
10 {
11     {
12         int8_T sf_j;
13         int8_T sf_i;
14         int8_T sf_k;
15         sf_i = 9;
16         do {
17             sf_j = 9;
18             do {
19                 sf_k = 9;
20                 y_1[sf_i + 10 * sf_j] = 0;
21                 do {
22                     y_1[sf_i + 10 * sf_j] = u_1(10 * sf_k + sf_i) * u_2(10 * sf_j + sf_k)
23                     + y_1(10 * sf_j + sf_i);
24                     sf_k--;
25                 } while (sf_k >= 0);
26
27                 sf_j--;
28             } while (sf_j >= 0);
29
30             sf_i--;
31         } while (sf_i >= 0);
32     }
33 }

```

Figure 6. Generated C source code with the proper use of nested Stateflow do-while loop design patterns.

The reduced source code contains production code constructs, or C source code constructs in this case, that represent the algorithm more concisely. A subset of mappings from modeling design patterns to common C source code constructs can contain the following list (for other source code languages such as the C++ language, the list may contain different constructs):

- Data types, operators, and expressions such as data declarations, data type conversions, and type qualifiers
- Control flows such as if-then-else, switch, and for-loops
- Functions and program structures such as void-void functions and calling external functions
- Structures such as nested structures and bit fields
- Arrays and pointers

A set for the Simulink modeling environment is available from The MathWorks^[5].

USING TARGET-OPTIMIZED CODE - During the automatic code generation process, it is efficient to replace appropriate sections of the C source code with optimized C code for a specific target. There are two techniques for doing this:

- Reuse existing handwritten or legacy code that has been tested and optimized for a specific target
- Use target-specific libraries that contain mappings of functions and operators to optimized object code

Figure 7 shows ANSI C and optimized C source code for the Infineon TriCore processor.

ANSI C code

```
void TFL_32_add_TriCore_Add_32(void)
{
    {
        int32_T tmp;
        tmp = u_1 + u_2;
        if ((u_1 < 0) && (u_2 < 0) && (tmp >= 0)) {
            tmp = MIN_int32_T;
        } else {
            if ((u_1 > 0) && (u_2 > 0) && (tmp <= 0)) {
                tmp = MAX_int32_T;
            }
        }

        y_1 = tmp;
    }
}
```

Target-optimized code for TriCore

```
inline int32_T tricore_add_s32_s32_s32_sat(int32_T a, int32_T b)
{
    return (__sat int)a + b;
}
```

Figure 7. ANSI C code and Infineon TriCore optimized code using a Target Function Library for two 32-bit fixed-point numbers.

The algorithm adds two 32-bit fixed-point numbers and performs saturation checks on the output. The second block of code is optimized using a single call to an intrinsic TriCore function that replaces the first block of code. This function is available through a Target Function Library (TFL) mapping using Real-Time Workshop Embedded Coder.

COMPILING C SOURCE CODE INTO OBJECT CODE

The previous section shows the use of modeling design patterns to optimize C source code for size. However, optimized C source code does not necessarily guarantee optimal object code in terms of size. Therefore, it is essential to understand the impact of the compilation and linking steps on the overall object code size.

Resources on embedded systems are limited. As a result, memory used to store instructions and registers used for computation are at a premium. In the matrix multiplication algorithm, execution time of the algorithm is heavily dependent on the number of instructions in the inner-most loop. We use three metrics to measure the quality of generated object code:

- Total number of instructions measured in bytes
- Number of inner-loop instructions measured in bytes
- Number of registers used

The following sections discuss three variables that affect the size of the compiled object code: microprocessor architecture, type of compiler, and compiler optimization.

CHOOSING A MICROPROCESSOR ARCHITECTURE -

Figure 8 shows a Stateflow chart that implements the same matrix multiplication algorithm shown in Figure 5 using nested Stateflow for-loop design patterns.




Figure 8. Modeling a multiplication of two 10x10 matrices with nested Stateflow for-loop design patterns.

The C source code generated from this model has 17 LOC, shown in Figure 9. It may appear to be more efficient compared with the 25 LOC generated using the Stateflow for-loop design pattern shown in Figure 6.

```
9 void FOR0_step(void)
10 {
11     {
12         int8_T sf_j;
13         int8_T sf_i;
14         int8_T sf_k;
15         for (sf_i = 0; sf_i < 10; sf_i++) {
16             for (sf_j = 0; sf_j < 10; sf_j++) {
17                 y_1[sf_i + 10 * sf_j] = 0;
18                 for (sf_k = 0; sf_k < 10; sf_k++) {
19                     y_1[sf_i + 10 * sf_j] = u_1[10 * sf_k + sf_i] * u_2[10 * sf_j + sf_k]
20                       + y_1[10 * sf_j + sf_i];
21                 }
22             }
23         }
24     }
25 }
```

Figure 9. Generated C source code using nested Stateflow for-loop design patterns.

The C source code is compiled for the MCU 1 processor and shown in Figure 10 and Figure 11. For readability, the C source code is shown with the assembly code.

```

9 void DO_step(void)
10 {
11 {
12 int8_T sf_j;
13 int8_T sf_i;
14 int8_T sf_k;
15 sf_i = 9;
16 * 0x40008108 DO_step: 38800009 li r4 <sf_i>, 9
17 do {
18 * 0x4000810c DO_step+0x4: 38600009 li r3 <sf_j>, 9
19 do {
20 sf_k = 9;
21 * 0x40008110 DO_step+0x8: 1cc3000a mulli r6, r3 <sf_j>, 0xa
22 * 0x40008114 DO_step+0xc: 38a00009 li r5 <sf_k>, 9
23 y_1[sf_i + 10 * sf_j] = 0;
24 * 0x40008118 DO_step+0x10: 39000000 li r8, 0
25 do {
26 * 0x4000811c DO_step+0x14: 7d843214 add r12, r4 <sf_i>, r6
27 * 0x40008120 DO_step+0x18: 558b103a slwi r11, r12, 2
28 * 0x40008124 DO_step+0x1c: 3c8b4001 addis r7, r11, 0x4001
29 y_1[sf_i + 10 * sf_j] = u_1[10 * sf_k + sf_i] * u_2[10 * sf_j + sf_k]
30 * 0x40008128 DO_step+0x20: 1d85000a mulli r12, r5 <sf_k>, 0xa
31 * 0x4000812c DO_step+0x24: 7d8c2214 add r12, r12, r4 <sf_i>
32 * 0x40008130 DO_step+0x28: 5589083c slwi r9, r12, 1
33 * 0x40008134 DO_step+0x2c: 7d862a14 add r12, r6, r5 <sf_k>
34 * 0x40008138 DO_step+0x30: 3d694001 addis r11, r9, 0x4001
35 * 0x4000813c DO_step+0x34: 558a083c slwi r10, r12, 1
36 * 0x40008140 DO_step+0x38: 3d8a4001 addis r12, r10, 0x4001
37 * 0x40008144 DO_step+0x3c: a96c99c4 lha r12, -26172(r12)
38 * 0x40008148 DO_step+0x40: a96b99fc lha r11, -26372(r11)
39 * 0x4000814c DO_step+0x44: 7d8b61d6 mullw r12, r11, r12
40 * 0x40008150 DO_step+0x48: 7d0c4214 add r8, r12, r8
41 * 0x40008154 DO_step+0x4c: 91079678 stw r8, -27016(r7)
42 + y_1[10 * sf_j + sf_i];
43 sf_k--;
44 * 0x40008158 DO_step+0x50: 34a5ffff subic. r5 <sf_k>, r5 <sf_k>, 1
45 } while (sf_k >= 0);
46 * 0x4000815c DO_step+0x54: 4080ffcc bge DO_step+0x20 (0x40008128)
47 sf_j--;
48 * 0x40008160 DO_step+0x58: 3463ffff subic. r3 <sf_j>, r3 <sf_j>, 1
49 } while (sf_j >= 0);
50 * 0x40008164 DO_step+0x5c: 4080ffac bge DO_step+0x8 (0x40008110)
51 sf_i--;
52 * 0x40008168 DO_step+0x60: 3484ffff subic. r4 <sf_i>, r4 <sf_i>, 1
53 } while (sf_i >= 0);
54 * 0x4000816c DO_step+0x64: 4080ffa0 bge DO_step+0x4 (0x4000810c)
55 }
56 * 0x40008170 DO_step+0x68: 4e800020 blr
57 }
58 }

```

Figure 10. C source and assembly codes for the matrix multiplication algorithm using do-while loop design pattern on MCU 1.

```

9 void FOR0_step(void)
10 {
11 {
12 int8_T sf_j;
13 int8_T sf_i;
14 int8_T sf_k;
15 * 0x40008108 FOR0_step: 7c0802a6 mflr r0
16 * 0x4000810c FOR0_step+0x4: 480014e9 bl _savesmall_16 (0x400095f4)
17 for (sf_i = 0; sf_i < 10; sf_i++) {
18 * 0x40008110 FOR0_step+0x8: 38600000 li r3 <sf_i>, 0
19 for (sf_j = 0; sf_j < 10; sf_j++) {
20 * 0x40008114 FOR0_step+0xc: 38e00000 li r31 <sf_j>, 0
21 y_1[sf_i + 10 * sf_j] = 0;
22 * 0x40008118 FOR0_step+0x10: 1cbf000a mulli r5, r31 <sf_j>, 0xa
23 * 0x4000811c FOR0_step+0x14: 38e00000 li r7, 0
24 for (sf_k = 0; sf_k < 10; sf_k++) {
25 * 0x40008120 FOR0_step+0x18: 7ce43b78 mr r4 <sf_k>, r7
26 * 0x40008124 FOR0_step+0x1c: 7d832a14 add r12, r3 <sf_i>, r5
27 * 0x40008128 FOR0_step+0x20: 558b103a slwi r11, r12, 2
28 * 0x4000812c FOR0_step+0x24: 3c8b4001 addis r6, r11, 0x4001
29 y_1[sf_i + 10 * sf_j] = u_1[10 * sf_k + sf_i] * u_2[10 * sf_j + sf_k]
30 * 0x40008130 FOR0_step+0x28: 1d84000a mulli r12, r4 <sf_k>, 0xa
31 * 0x40008134 FOR0_step+0x2c: 7d8c1a14 add r12, r12, r3 <sf_i>
32 * 0x40008138 FOR0_step+0x30: 5589083c slwi r8, r12, 1
33 * 0x4000813c FOR0_step+0x34: 7d852214 add r12, r5, r4 <sf_k>
34 * 0x40008140 FOR0_step+0x38: 558a083c slwi r10, r12, 1
35 * 0x40008144 FOR0_step+0x3c: 3d284001 addis r9, r8, 0x4001
36 * 0x40008148 FOR0_step+0x40: 3d6a4001 addis r11, r10, 0x4001
37 * 0x4000814c FOR0_step+0x44: a989990c lha r12, -26356(r9)
38 * 0x40008150 FOR0_step+0x48: a96b99d4 lha r11, -26156(r11)
39 * 0x40008154 FOR0_step+0x4c: 7d8c5946 mullw r12, r12, r11
40 * 0x40008158 FOR0_step+0x50: 38840001 addi r4 <sf_k>, r4 <sf_k>, 1
41 * 0x4000815c FOR0_step+0x54: 7cec3a14 add r7, r12, r7
42 * 0x40008160 FOR0_step+0x58: 90e69688 stw r7, -27000(r6)
43 * 0x40008164 FOR0_step+0x5c: 2c04000a cmpwi r4 <sf_k>, 0xa
44 * 0x40008168 FOR0_step+0x60: 4180ffcc blt FOR0_step+0x28 (0x40008130)
45 * 0x4000816c FOR0_step+0x64: 3fff0001 addi r31 <sf_j>, r31 <sf_j>, 1
46 * 0x40008170 FOR0_step+0x68: 2c1f000a cmpwi r31 <sf_j>, 0xa
47 * 0x40008174 FOR0_step+0x6c: 4180ffa4 blt FOR0_step+0x10 (0x40008118)
48 * 0x40008178 FOR0_step+0x70: 38630001 addi r3 <sf_i>, r3 <sf_i>, 1
49 * 0x4000817c FOR0_step+0x74: 2c03000a cmpwi r3 <sf_i>, 0xa
50 * 0x40008180 FOR0_step+0x78: 4180ffa4 blt FOR0_step+0xc (0x40008114)
51 + y_1[10 * sf_j + sf_i];
52 }
53 }
54 }
55 }
56 }

```

Figure 11. C source and assembly codes for matrix multiplication using for-loop design pattern on MCU 1.

Table 1 shows the metrics for the quality of the generated object code on several different processors. The use of a do-while loop design pattern instead of a for-loop design pattern results in notably better metrics

for the algorithm on the MCU 1 processor. The results are less significant for the other two processors. This shows an example where measuring LOC at the C source code level is insufficient to gauge the quality of the object code; architecture dependency may affect the choice of modeling design pattern used in the model.

Design patterns	Total number of instructions (bytes)	Inner-loop instructions (bytes)	Number of registers
MCU 1			
for-loop	120	56	12
do-while loop	104	52	10
MCU 2			
for-loop	78	38	7
do-while loop	74	36	7
DSP 2			
for-loop	114	52	8
do-while loop	104	48	8

Table 1. Metrics for quality of the generated object code for the matrix multiplication algorithm on different processors.

CHOOSING A COMPILER - The intrinsic characteristics of a compiler can affect the quality of the object code. Table 2 summarizes the metrics for object code generated for the for-loop design pattern example using the -Osize compiler optimization flag available for both compilers.

Compiler	Total number of instructions (bytes)
MCU 1	
Green Hills	120
GCC	204
MCU 2	
Green Hills	78
GCC	118
DSP 1	
Green Hills	128
GCC	220

Table 2. Metrics for quality of the generated object code for the matrix multiplication algorithm on different compilers and processors.

USING COMPILER-SPECIFIC OPTIMIZATIONS - The -Osize optimization flag minimizes object code size Using the compiler's code optimization technologies. It may optimize code size at the expense of speed. A similar flag, -O, can also be used to optimize object code for a balance of both size and speed.

Figure 10 shows the assembly code generated from the do-while loop design pattern with the -Osize optimization flag for the MCU 1 processor. Compared with this result, the assembly code is larger without the use of the flag, as shown in Figure 12.

```

9 void DO_step(void)
10 {
11     {
12         int8_T sf_j;
13         int8_T sf_i;
14         int8_T sf_k;
15         sf_i = 9;
16         * 0x40008108 DO_step: 38e00009 li r7 <sf_i>, 9
17         do {
18             sf_j = 9;
19             * 0x4000810c DO_step+0x4: 38c00009 li r6 <sf_j>, 9
20             do {
21                 sf_k = 9;
22                 * 0x40008110 DO_step+0x8: 39000009 li r8 <sf_k>, 9
23                 y_1[sf_i + 10 * sf_j] = 0;
24                 * 0x40008114 DO_step+0xc: 7ccb3378 mr r11, r6 <sf_j>
25                 * 0x40008118 DO_step+0x10: 556c103a slwi r12, r11, 2
26                 * 0x4000811c DO_step+0x14: 786c5a14 add r11, r12, r11
27                 * 0x40008120 DO_step+0x18: 556b083c slwi r11, r11, 1
28                 * 0x40008124 DO_step+0x1c: 78b75a14 add r12, r7 <sf_i>, r11
29                 * 0x40008128 DO_step+0x20: 556b103a slwi r11, r12, 2
30                 * 0x4000812c DO_step+0x24: 38804001 lis r12, 0x4001
31                 * 0x40008130 DO_step+0x28: 398c9b8c subi r12, r12, 0x6474
32                 * 0x40008134 DO_step+0x2c: 786c5a14 add r11, r12, r11
33                 * 0x40008138 DO_step+0x30: 39000000 li r12, 0
34                 * 0x4000813c DO_step+0x34: 918b0000 stw r12, 0(r11)
35             }
36             do {
37                 y_1[sf_i + 10 * sf_j] = u_1[10 * sf_k + sf_i] * u_2[10 * sf_j + sf_k]
38                 * 0x40008140 DO_step+0x38: 7ccb3378 mr r11, r6 <sf_j>
39                 * 0x40008144 DO_step+0x3c: 556c103a slwi r12, r11, 2
40                 * 0x40008148 DO_step+0x40: 786c5a14 add r11, r12, r11
41                 * 0x4000814c DO_step+0x44: 556b083c slwi r11, r11, 1
42                 * 0x40008150 DO_step+0x48: 78b75a14 add r12, r7 <sf_i>, r11
43                 * 0x40008154 DO_step+0x4c: 556b103a slwi r11, r12, 2
44                 * 0x40008158 DO_step+0x50: 38804001 lis r12, 0x4001
45                 * 0x4000815c DO_step+0x54: 398c9b8c subi r12, r12, 0x6474
46                 * 0x40008160 DO_step+0x58: 786c5a14 add r9, r12, r11
47                 * 0x40008164 DO_step+0x5c: 780b4378 mr r11, r8 <sf_k>
48                 * 0x40008168 DO_step+0x60: 556c103a slwi r12, r11, 2
49                 * 0x4000816c DO_step+0x64: 786c5a14 add r11, r12, r11
50                 * 0x40008170 DO_step+0x68: 556b083c slwi r11, r11, 1
51                 * 0x40008174 DO_step+0x6c: 78b3a14 add r12, r11, r7 <sf_i>
52                 * 0x40008178 DO_step+0x70: 556b083c slwi r11, r12, 1
53                 * 0x4000817c DO_step+0x74: 38804001 lis r12, 0x4001
54                 * 0x40008180 DO_step+0x78: 398c9e10 subi r12, r12, 0x61f0
55                 * 0x40008184 DO_step+0x7c: 786c5a14 add r10, r12, r11
56                 * 0x40008188 DO_step+0x80: 7ccb3378 mr r11, r6 <sf_j>
57                 * 0x4000818c DO_step+0x84: 556c103a slwi r12, r11, 2
58                 * 0x40008190 DO_step+0x88: 786c5a14 add r11, r12, r11
59                 * 0x40008194 DO_step+0x8c: 556b083c slwi r11, r11, 1
60                 * 0x40008198 DO_step+0x90: 78b4214 add r12, r11, r8 <sf_k>
61                 * 0x4000819c DO_step+0x94: 556b083c slwi r11, r12, 1
62                 * 0x400081a0 DO_step+0x98: 38804001 lis r12, 0x4001
63                 * 0x400081a4 DO_step+0x9c: 398c9e08 subi r12, r12, 0x6128
64                 * 0x400081a8 DO_step+0xa0: 786c5a14 add r12, r12, r11
65                 * 0x400081ac DO_step+0xa4: a96a0000 lha r11, 0(r10)
66                 * 0x400081b0 DO_step+0xa8: a96a0000 lha r12, 0(r12)
67                 * 0x400081b4 DO_step+0xac: 784b61d6 mullw r10, r11, r12
68                 * 0x400081b8 DO_step+0xb0: 7ccb3378 mr r11, r6 <sf_j>
69                 * 0x400081bc DO_step+0xb4: 556c103a slwi r12, r11, 2
70                 * 0x400081c0 DO_step+0xb8: 786c5a14 add r11, r12, r11
71                 * 0x400081c4 DO_step+0xbc: 556b083c slwi r11, r11, 1
72                 * 0x400081c8 DO_step+0xc0: 78b3a14 add r12, r11, r7 <sf_i>
73                 * 0x400081cc DO_step+0xc4: 556b103a slwi r11, r12, 2
74                 * 0x400081d0 DO_step+0xc8: 38804001 lis r12, 0x4001
75                 * 0x400081d4 DO_step+0xcc: 398c9b8c subi r12, r12, 0x6474
76                 * 0x400081d8 DO_step+0xd0: 786c5a14 add r12, r12, r11
77                 * 0x400081dc DO_step+0xd4: 818c0000 lvs r12, 0(r12)
78                 * 0x400081e0 DO_step+0xd8: 786a6214 add r12, r10, r12
79                 * 0x400081e4 DO_step+0xdc: 91890000 stw r12, 0(r9)
80                 + y_1[10 * sf_j + sf_i];
81                 sf_k--;
82                 * 0x400081e8 DO_step+0xe0: 3508ffff subic. r8 <sf_k>, r8 <sf_k>, 1
83                 } while (sf_k > 0);
84                 * 0x400081ec DO_step+0xe4: 4080ff54 bge DO_step+0x38 (0x40008140)
85                 sf_j--;
86                 * 0x400081f0 DO_step+0xe8: 34c6ffff subic. r6 <sf_j>, r6 <sf_j>, 1
87                 } while (sf_j >= 0);
88                 * 0x400081f4 DO_step+0xec: 4080ff1c bge DO_step+0x8 (0x40008110)
89                 sf_i--;
90                 * 0x400081f8 DO_step+0xf0: 34e7ffff subic. r7 <sf_i>, r7 <sf_i>, 1
91                 } while (sf_i >= 0);
92                 * 0x400081fc DO_step+0xf4: 4080ff10 bge DO_step+0x4 (0x4000810c)
93                 }
94                 * 0x40008200 DO_step+0xf8: 4e800020 brr

```

Figure 12. Assembly code generated without compiler optimization -Osize flag for MCU 1.

A summary of the comparisons is shown in Table 3. As expected, compiler optimizations affect the quality of the object code^[6].

-Osize optimization flag	Total number of instructions (bytes)	Inner-loop instructions (bytes)	Number of registers
On	104	52	10
Off	248	172	7

Table 3. Metrics for quality of the generated object code for the matrix multiplication algorithm on MCU 1

CONCLUSION

In Model-Based Design, the quality of the object code measured in terms of size is critical for final deployment. It may impact pricing decisions such as the choice of processor and memory. Thus, incorporating techniques to optimize object code as a goal of embedded controller design can significantly reduce costs and development times.

Several key steps in the code generation workflow impact the size of the final object code. Techniques such as using modeling patterns and target-optimized code can streamline the generated C source code. Furthermore, the choice of microprocessor architecture, compiler, and compiler-specific optimizations can affect the choice of the modeling pattern.

To gain maximum leverage from these techniques, organizations can invest in:

- Undertaking detailed studies to gain a better understanding of various parameters that optimize object code at these steps in the workflow
- Establishing a culture that proactively data mines and gathers these optimizations into a set of best practices that serve as organizational memory for future designs

ACKNOWLEDGMENTS

The authors would like to acknowledge the following fellow MathWorks staff who contributed to the development of the ideas used in this paper and the writing of this paper: Arvind Jayaraman, Scott Prochaska, Thomas Maier-Komor, and Tom Erkkinen.

REFERENCES

1. P. F. Smith, S. Prabhu, J. Friedman, Best Practices for Establishing a Model-Based Design Culture, SAE Paper 2007-01-0777, 2007.
2. T. Erkkinen, S. Breiner, Automatic Code Generation—Technology Adoption Lessons Learned from Commercial Vehicle Case Studies, SAE Paper 2007-01-4249, 2007.
3. J. L. Hennessy, D. A. Patterson, D. Goldberg, Computer Architecture: A Quantitative Approach, 3rd Edition, Morgan Kaufmann Publishers Inc., 2002.
4. E. Freeman, E. Freeman, B. Bates, K. Sierra, Head First Design Patterns, 1st Edition, O'Reilly Media, Inc., 2004.
5. The MathWorks, Inc., Modeling Patterns for C Constructs: www.mathworks.com/support/solutions/data/1-6AWSQ9.html.
6. A. V. Aho, M. S. Lam, R. Sethi, J. D. Ullman, Compilers: Principles, Techniques, and Tools, 2nd Edition, 2006 Addison-Wesley.

CONTACT

Bill Chou, embedded code generation and verification marketing, The MathWorks, Bill.Chou@mathworks.com

Saurabh Mahapatra, Simulink platform marketing, The MathWorks, Saurabh.Mahapatra@mathworks.com

MATLAB and Simulink are registered trademarks of The MathWorks, Inc. See www.mathworks.com/trademarks for a list of additional trademarks. Other product or brand names may be trademarks or registered trademarks of their respective holders.