Main Content

Xilinx FPGA Boards

Generate HDL code for Xilinx® development boards

HDL Coder™ can generate an IP core, integrate it into your Vivado® project, and program the Xilinx FPGAs. To deploy your design to the Xilinx FPGAs, you must install the HDL Coder Support Package for Xilinx FPGA Boards. For installation information, see HDL Coder Supported Hardware.

HDL Coder Support Package for Xilinx FPGA Boards enables IP core generation and FPGA turnkey workflows to program supported Xilinx FPGAs. The IP core generation and FPGA turnkey workflows help you map your algorithm I/O to onboard interfaces, generate HDL code, and synthesize the generated code. HDL Coder also provides integration with Xilinx Vivado or Xilinx ISE to synthesize the generated code into a bitstream that you can directly download on to Xilinx FPGA development boards.


  • Setup and Configuration
    Setup and install the support package for use with supported third-party tools and hardware
  • Hardware-Software Co-Design Basics
    Learn about the hardware-software co-design workflow and how to use the Workflow Advisor to run the algorithm on an FPGA board
  • Custom IP Core Generation
    Generate HDL IP core from your DUT for deployment to the default system reference design or custom reference design registered with the board
  • Custom Board and Reference Design
    Define and register custom reference design or custom board for Xilinx FPGA
  • Deployment
    Create bitstream containing user programming and download it to the FPGA hardware