Main Content

Half-Bridge Driver

Behavioral model of half-bridge driver integrated circuit

  • Library:
  • Simscape / Electrical / Semiconductors & Converters

  • Half-Bridge Driver block

Description

The Half-Bridge Driver block provides an abstracted representation of an integrated circuit for driving MOSFET and IGBT half-bridges. The block models input hysteresis, propagation delay, and turn-on/turn-off dynamics. Unless modeling a gate driver circuit explicitly, always use this block or the Gate Driver block to set gate-source voltage on a MOSFET block or gate-emitter voltage on an IGBT block. Do not connect a controlled voltage source directly to a semiconductor gate, because this omits the gate driver output impedance that determines switching dynamics.

You can model electrical or physical signal input ports by setting the Modeling option parameter to either:

  • PS input — The driver output state is controlled by a physical signal input u. Use this modeling option if all of your controller, including PWM waveform generation, is determined by Simulink® blocks. This modeling option is the default.

  • Electrical input ports — The driver output state is controlled by two electrical input connections, PWM and REF. Use this option if your model has upstream analog components, such as the Controlled PWM Voltage source.

The first pair of output electrical ports, HO and HS, behave in the same way as the G and S ports of the Gate Driver block. Connect these ports to the high-side MOSFET or IGBT of the half-bridge. The second pair of ports, LO and LS, connect to the low-side MOSFET or IGBT of the half-bridge. They behave in a similar way, except that their logic is inverted with respect to that of the high side.

The diagram shows the timing properties for the half-bridge driver, where:

  • tpLH is low-side propagation delay when the input logic goes from 0 to 1.

  • tdLH is high-side dead time when the input logic goes from 0 to 1.

  • tpHL is high-side propagation delay when the input logic goes from 1 to 0.

  • tdHL is low-side dead time when the input logic goes from 1 to 0.

Faults

You can insert a fault into one or both of the outputs at a specified simulation time. The fault options are:

  • Fail input fixed at logic 0

  • Fail input fixed at logic 1

  • Fail high side off

  • Fail high side on

  • Fail low side off

  • Fail low side on

  • Fail high and low sides off

  • Fail high and low sides on

Ports

Input

expand all

Input physical signal that specifies the input control value.

Dependencies

To enable this port, set Modeling option to PS input.

Conserving

expand all

Electrical conserving port associated with the pulse-width modulated signal.

Dependencies

To enable this port, set Modeling option to Electrical input ports.

Electrical conserving port associated with the floating zero volt reference.

Dependencies

To enable this port, set Modeling option to Electrical input ports.

Electrical conserving port associated with the gate on the high side of the half bridge. Connect this port to the gate of a MOSFET or IGBT block.

Electrical conserving port associated with the source or emitter on the high side of the half bridge. Connect this port to the source of a MOSFET block or the emitter of an IGBT block.

Electrical conserving port associated with the gate on the low side of the half bridge. Connect this port to the gate of a MOSFET or IGBT block.

Electrical conserving port associated with the source or emitter on the low side of the half bridge. Connect this port to the source of a MOSFET block or the emitter of an IGBT block.

Parameters

expand all

Whether to model physical signal or electrical input ports.

Input Logic

Value of the input signal corresponding to the logic 1 level.

Dependencies

To enable this port, set Modeling option to PS input.

Value of the input signal corresponding to the logic 0 level.

Dependencies

To enable this port, set Modeling option to PS input.

Value of the input voltage corresponding to the logic 1 level.

Dependencies

To enable this port, set Modeling option to Electrical input ports.

Value of the input voltage corresponding to the logic 0 level.

Dependencies

To enable this port, set Modeling option to Electrical input ports.

Outputs

Demanded output voltage when the driver is in on state.

Demanded output voltage when the driver is in off state.

Timing

Low-side propagation delay when the input logic goes from 0 to 1.

High-side dead time when the input logic goes from 0 to 1.

High-side propagation delay when the input logic goes from 1 to 0.

Low-side dead time when the input logic goes from 1 to 0.

Dynamics

Select the type of driver parameterization:

  • Output impedance — Specify on-state and off-state gate drive resistances.

  • Rise and fall times — Specify rise time, fall time, and load capacitance.

Demanded output voltage when the driver is in on state.

Dependencies

Enabled when the Parameterization parameter is set to Output impedance.

Demanded output voltage when the driver is in off state.

Dependencies

Enabled when the Parameterization parameter is set to Output impedance.

Driver rise time from 10% to 90%.

Dependencies

Enabled when the Parameterization parameter is set to Rise and fall times.

Driver fall time from 90% to 10%.

Dependencies

Enabled when the Parameterization parameter is set to Rise and fall times.

Driver load capacitance.

Dependencies

Enabled when the Parameterization parameter is set to Rise and fall times.

Faults

Select Yes to enable faults modeling. The associated parameters in the Faults section become visible to let you specify time to fail and the failure mode.

Set the simulation time at which you want the block to enter the faulted state.

Dependencies

Enabled when the Enable faults parameter is set to Yes.

Select the driver state after the failure.

Dependencies

Enabled when the Enable faults parameter is set to Yes.

Extended Capabilities

C/C++ Code Generation
Generate C and C++ code using Simulink® Coder™.

Version History

Introduced in R2017b