Documentation

This is machine translation

Translated by Microsoft
Mouseover text to see original. Click the button below to return to the English version of the page.

Note: This page has been translated by MathWorks. Click here to see
To view all translated materials including this page, select Country from the country navigator on the bottom of this page.

Deployment

Create bitstream containing user programming and download it to Intel® SoC platform

HDL Coder™ can generate an IP core, integrate it into your Qsys project, and program the Intel hardware. Using Embedded Coder®, you can generate and build the embedded software, and run it on the ARM® processor.

Topics

Default System Reference Design

Learn about the default system reference design and using the reference design.

Default System with External DDR4 Memory Access Reference Design

Learn about the default system with external DDR3 memory access reference design and its requirements.

Simulink Hardware-Software Co-Design for Intel SoC Platform

Hardware-software co-design workflow example for Intel SoC Platform

Related Information

Intel SoC Devices (HDL Coder)

Featured Examples