Main Content

AXI4-Stream IIO Write (HOST)

Write arrays to DDR memory buffer of IP core device from simulation model

  • Library:
  • SoC Blockset Support Package for Xilinx Devices / Host I/O

  • AXI4-Stream IIO Write icon

Description

The AXI4-Stream IIO Write (HOST) block writes data to the direct-memory-access (DMA) buffer of the specified AXI4-Stream IP core device on a connected Xilinx® SoC device from a running Simulink® model. This block enables low-latency high-throughput data transmission between your simulation model and the IP core on the SoC device.

The AXI4-Stream IIO Write (HOST) block sends a data on the host computer to the DDR memory buffer on the SoC device. This block uses the Industrial I/O (IIO) library driver to create a network server daemon on the SoC device and client host computer to pass the buffer data copies to the host computer running the simulated portion of the model. This diagram shows the connection between the HDL Coder™ generated IP core, DDR memory buffer, and communication bridge to the running Simulink model.

AXI4-Stream IIO Write (HOST) diagram

Ports

Input

expand all

This port takes an N-by-1 vector and writes to the memory in the DDR via a DMA buffer transfer.

Data Types: single | double | int8 | int16 | int32 | int64 | uint8 | uint16 | uint32 | uint64 | fixdt(0,128,0)

Output

expand all

This port outputs a validation flag indicating a successful write of the data to the IP core in the SoC device. A value of 1 indicates a successful write.

Dependencies

To enable this port, set the Data timeout (seconds) parameter to a finite value.

Data Types: Boolean

Parameters

expand all

Enter the name and channel of the IP core on the FPGA as a colon-separated list.

Note

If you are using HDL Coder to generate the IP core, HDL Coder maps the IP core to mwipcore0 and uses channel s2mm0.

Enter the network address of the connected SoC device.

Example: 10.0.0.201

Specify the maximum timeout delay for the DMA stream write.

Tips

  • To get a list of available IIO device names and channels, open a terminal to the Xilinx Zynq® device, and execute this command: iio_info. This image shows the sample output from the iio_info command.

    command line info from iio_info

Version History

Introduced in R2020b