image thumbnail

Mitigation of Volt Sag by using DVR w/ PI and FL Controller

version 1.0.0 (29.8 KB) by nonabi_il10
by wawa


Updated 25 Jun 2020

View License


Circuit shared info:
The circuit is using a DLG fault (at phase B, C and Gnd) for the cause of volt sag.
There are 4 waveform for the simulated circuit which are the supply (Vabc), rms waveform for a better voltage sag analysis (Vabc_RMS), load voltage (V_load) and the injected voltage (V-inj) which is the DC supply used to mitigate the volt sag.

The author had simulated several PQ problems such as volt sag, notching and harmonics. The shared Simulink file are having pq problem of volt sag + notching. All of these 3 pq problems were mitigated by using dynamic voltage restorer (DVR). For the harmonics, the circuit have a parallel unbalanced load installed instead of DLG fault. The THD after the simulation is as below:

THD cause by unbalanced load = 25.96%
THD after installed DVR = 2.11%

#noted that the harmonics circuit will be shared later if many people requested. Otherwise, just follow the instruction above to simulate harmonics pq problem as it is very easy to construct.

Cite As

nonabi_il10 (2021). Mitigation of Volt Sag by using DVR w/ PI and FL Controller (, MATLAB Central File Exchange. Retrieved .

MATLAB Release Compatibility
Created with R2016a
Compatible with R2016a to R2020a
Platform Compatibility
Windows macOS Linux
Tags Add Tags

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!