Generating HDL Code from Simulink

This two-day course shows how to generate and verify HDL code from a Simulink^® model using HDL Coder^™ and HDL Verifier^™.

Topics include:

Preparing Simulink models for HDL code generation
Generating HDL code and testbench for a compatible Simulink model
Performing speed and area optimizations
Integrating handwritten code and existing IP
Verifying generated HDL code using testbench and cosimulation

See detailed course outline

Prerequisites

Signal Processing with Simulink or equivalent experience using Simulink

Day 1 of 2
Preparing Simulink Models for HDL Code Generation	Objective: Prepare a Simulink model for HDL code generation. Generate HDL code and testbench for simple models requiring no optimization. Preparing Simulink models for HDL code generation Generating HDL code Generating a test bench Verifying generated HDL code with an HDL simulator
Fixed-Point Precision Control	Objective: Establish correspondence between generated HDL code and specific Simulink blocks in the model. Use Fixed-Point Tool to finalize fixed point architecture of the model. Fixed-point scaling and inheritance Fixed-Point Designer workflow Fixed-Point Advisor Fixed-Point Tool Command-line interface
Generating HDL Code for Multirate Models	Objective: Generate HDL code for multirate designs. Preparing a multirate model for generating HDL code Generating HDL code with single or multiple clock pins Understanding and applying techniques used for clock domain crossing

Day 2 of 2
Optimizing Generated HDL Code	Objective: Use pipelines to meet design timing requirements. Use specific hardware implementations and share resources for area optimization. Generating HDL code with the HDL Workflow Advisor Meeting timing requirements via pipelining Choosing specific hardware implementations for compatible Simulink blocks Sharing FPGA/ASIC resources in subsystems Verifying that the optimized HDL code is bit-true cycle-accurate Mapping Simulink blocks to dedicated hardware resources on FPGA
Using Native Floating Point	Objective: Implement floating point values and operations in your HDL code. Why and when to use native floating point Target-independent HDL code generation with HDL Coder Fixed-point vs. floating point comparison Optimization of floating point implementations
Interfacing External HDL Code with Generated HDL	Objective: Incorporate hand-written HDL code and/or vendor party IP in your design. Interfacing external HDL code
Verifying HDL Code with Cosimulation	Objective: Verify your HDL code using an HDL simulator in the Simulink model. Verifying HDL code generated with HDL Coder Comparing manually written HDL coder with a "golden model" Incorporating HDL code into Simulink for simulation

Guaranteed to Run

When you register for one of these courses, you can rely on the fact that it won't be canceled or rescheduled for any reason.

Course Schedule

Results 1 - 8 of 8

Dates	Location	Language	Price
01 Oct 2019- 02 Oct 2019	Sweden, Stockholm (City) Register today - only 3 seat(s) remaining	English	SEK 14,000
28 Oct 2019- 29 Oct 2019	US, California, San Diego	English	USD 1,500
30 Oct 2019- 31 Oct 2019	Korea (Republic Of), Gangnam, Seoul	Korean	KRW 900,000
12 Nov 2019- 13 Nov 2019	China, 北京	Chinese	CNY 6,000
18 Nov 2019- 19 Nov 2019	US, Massachusetts, Natick	English	USD 1,500
28 Nov 2019- 29 Nov 2019	Japan, 東京都	Japanese	JPY 140,000
03 Dec 2019- 04 Dec 2019	Germany, Dresden	English	EUR 1,400
12 Dec 2019- 13 Dec 2019	Online 9:00 a.m. - 5:00 p.m. US Eastern Daylight Time	English	USD 1,500

Results 1 - 8 of 8

The pricing applies for purchase and use in United States, For pricing in other regions Contact Sales. The product price does not include sales, use, excise, value-added, or other taxes. Any applicable taxes, duties, levies, assessments and governmental charges payable in connection with this purchase will be assessed on the order. Refer to Training Policies for more information