Skip to content
MathWorks - Mobile View
  • Sign In to Your MathWorks AccountSign In to Your MathWorks Account
  • Access your MathWorks Account
    • My Account
    • My Community Profile
    • Link License
    • Sign Out
  • Products
  • Solutions
  • Academia
  • Support
  • Community
  • Events
  • Get MATLAB
MathWorks
  • Products
  • Solutions
  • Academia
  • Support
  • Community
  • Events
  • Get MATLAB
  • Sign In to Your MathWorks AccountSign In to Your MathWorks Account
  • Access your MathWorks Account
    • My Account
    • My Community Profile
    • Link License
    • Sign Out

Videos and Webinars

  • MathWorks
  • Videos
  • Videos Home
  • Search
  • Videos Home
  • Search
  • Contact sales
  • Trial software
49:42 Video length is 49:42.
  • Description
  • Related Resources

Accelerate Design Space Exploration Using HDL Coder Optimizations

In this webinar, you will learn how to leverage HDL Coder to explore design choices tuned to specific speed and area constraints. Using HDL Coder, you can invoke several optimization features that allow you to share hardware resources for reduced area footprint and features that allow you to pipeline your design to improve the design’s clock frequency.

MathWorks engineers will demonstrate the latest enhancements to HDL Coder, which enable an iterative workflow to explore the speed/area design space when generating synthesizable Verilog and VHDL from Simulink models, MATLAB code and Stateflow charts.

We will discuss the following topics:

  • Area Optimizations
    • Basic area optimization workflow
    • Resource sharing Simulink blocks and MATLAB code
    • RAM Mapping: mapping MATLAB matrices to FPGA block RAMs
    • Loop Streaming: efficient implementation of MATLAB ‘for’ loops and matrix operations
  • Speed Optimizations
    • Basic speed optimization workflow
    • Back-annotation: visualize post-synthesis and post-mapping critical path in Simulink
    • Inserting pipeline registers in Simulink models and MATLAB code
    • Distributed Pipelining: an automated optimization based on retiming

About the Presenter: Girish Venkataramani is the team lead for the HDL Optimizations and HW/SW Co-design group. He has been working on the HDL Coder product since 2007 and is the chief architect of the compiler infrastructure and HDL (speed/area) optimizations framework of the product. Prior to joining MathWorks, Girish worked on several research problems involving different C-to-HDL compiler tools. He holds a Ph.D. in electrical and computer engineering from Carnegie Mellon University, where he explored performance analysis and optimization problems within an asynchronous C-to-HDL compiler. He holds an M.S. in Computer Science from University of California Riverside.

Recorded: 30 Jan 2014

Related Products

  • HDL Coder

3 Ways to Speed Up Model Predictive Controllers

Read white paper

A Practical Guide to Deep Learning: From Data to Deployment

Read ebook

Bridging Wireless Communications Design and Testing with MATLAB

Read white paper

Deep Learning and Traditional Machine Learning: Choosing the Right Approach

Read ebook

Hardware-in-the-Loop Testing for Power Electronics Control Design

Read white paper

Predictive Maintenance with MATLAB

Read ebook

Electric Vehicle Modeling and Simulation - Architecture to Deployment : Webinar Series

Register for Free

How much do you know about power conversion control?

Start quiz

Feedback

Featured Product

HDL Coder

  • Request Trial
  • Get Pricing

Up Next:

20:51
Rapid Prototyping Using HDL Coder

Related Videos:

8:56
Rapid Prototyping Using HDL Coder (Highlights)
23:50
Using Xilinx System Generator for DSP with Simulink and HDL...
13:07
Programming Intel SoC FPGAs with Embedded Coder and HDL...
5:36
HDL Coder Clock Rate Pipelining, Part 2: Optimization

View more related videos

MathWorks - Domain Selector

Select a Web Site

Choose a web site to get translated content where available and see local events and offers. Based on your location, we recommend that you select: .

  • Switzerland (English)
  • Switzerland (Deutsch)
  • Switzerland (Français)
  • 中国 (简体中文)
  • 中国 (English)

You can also select a web site from the following list:

How to Get Best Site Performance

Select the China site (in Chinese or English) for best site performance. Other MathWorks country sites are not optimized for visits from your location.

Americas

  • América Latina (Español)
  • Canada (English)
  • United States (English)

Europe

  • Belgium (English)
  • Denmark (English)
  • Deutschland (Deutsch)
  • España (Español)
  • Finland (English)
  • France (Français)
  • Ireland (English)
  • Italia (Italiano)
  • Luxembourg (English)
  • Netherlands (English)
  • Norway (English)
  • Österreich (Deutsch)
  • Portugal (English)
  • Sweden (English)
  • Switzerland
    • Deutsch
    • English
    • Français
  • United Kingdom (English)

Asia Pacific

  • Australia (English)
  • India (English)
  • New Zealand (English)
  • 中国
    • 简体中文Chinese
    • English
  • 日本Japanese (日本語)
  • 한국Korean (한국어)

Contact your local office

  • Contact sales
  • Trial software

MathWorks

Accelerating the pace of engineering and science

MathWorks is the leading developer of mathematical computing software for engineers and scientists.

Discover…

Explore Products

  • MATLAB
  • Simulink
  • Student Software
  • Hardware Support
  • File Exchange

Try or Buy

  • Downloads
  • Trial Software
  • Contact Sales
  • Pricing and Licensing
  • How to Buy

Learn to Use

  • Documentation
  • Tutorials
  • Examples
  • Videos and Webinars
  • Training

Get Support

  • Installation Help
  • MATLAB Answers
  • Consulting
  • License Center
  • Contact Support

About MathWorks

  • Careers
  • Newsroom
  • Social Mission
  • Customer Stories
  • About MathWorks
  • Select a Web Site United States
  • Trust Center
  • Trademarks
  • Privacy Policy
  • Preventing Piracy
  • Application Status

© 1994-2022 The MathWorks, Inc.

  • Facebook
  • Twitter
  • Instagram
  • YouTube
  • LinkedIn
  • RSS

Join the conversation