Dave Gutierrez

Last seen: 1 year ago | Active since 2012

Followers: 0 Following: 0

Message

All

Answered
How do I add FPGA data capture IP core in existing Vivado project?
Hi Adriaan, If you are targeting a large board it might take a while to generate the bitstream. If you are not getting any erro...

5 years ago | 0

Answered
How do I add FPGA data capture IP core in existing Vivado project?
Adriaan, You need to add the generated HDL files to your project. It is not a Vivado IP. Thanks, David G

5 years ago | 0

Answered
dpigen: support for converting matlab fi data-type to systemverilog bit-vectors instead of shortint/int
Hi Krishnan, If you use the flag "-FixedPointDataType BitVector" or "-FixedPointDataType LogicVector" you can get the desired i...

5 years ago | 0

Answered
Communication Speed of "FPGA in the loop" in different communication ways?
-should I buy a new board with eth support or pcie support? yes. FIL supports PCIe and Ethernet. The supported hardware for X...

5 years ago | 0

| accepted

Answered
How can I get correct simulation result from generated SystemVerilog model in which DPI-C setparam function has vector parameter
1. The DPI-C component uses unpacked arrays so I will try removing the " ' " infront of " '{den3,den2,den1,den0} ". 2.Where a...

7 years ago | 0

First Review