Statistics
RANK
28,960
of 300,392
REPUTATION
1
CONTRIBUTIONS
12 Questions
2 Answers
ANSWER ACCEPTANCE
66.67%
VOTES RECEIVED
1
RANK
of 20,934
REPUTATION
N/A
AVERAGE RATING
0.00
CONTRIBUTIONS
0 Files
DOWNLOADS
0
ALL TIME DOWNLOADS
0
RANK
of 168,373
CONTRIBUTIONS
0 Problems
0 Solutions
SCORE
0
NUMBER OF BADGES
0
CONTRIBUTIONS
0 Posts
CONTRIBUTIONS
0 Public Channels
AVERAGE RATING
CONTRIBUTIONS
0 Highlights
AVERAGE NO. OF LIKES
Feeds
Question
How to set Unconditional Transition State for Else Statement in HDL Coder with a Counter?
Hi, in the HDL Coder Guideline, it is recommended to insert an unconditional Else transition: "Insert Unconditional Transition ...
1 year ago | 1 answer | 0
1
answerQuestion
Simulink - Bus Creatro - how to set unused bus to "zero"?
Hi, in my model, I use many buses with many more signals, which go to different subsystems. For different testcases, only some...
2 years ago | 1 answer | 0
1
answerHow do you generate a registered output from Stateflow?
Update: starting with R2022b, the ClockDrivenOutput parameter for stateflow is available for Moore charts. https://de.mathworks...
2 years ago | 0
Question
The top design unit selected for HDL code generation may not be inside a triggered subsystem.
Hi, why was this limitation intoduced in Matlab? In Matlab 2019, this limitation is not there. I wanted to port my model to Ma...
3 years ago | 1 answer | 0
1
answerQuestion
HDL Coder reset - asynchronous and synchronous possible?
Hi, is it possible to generate HDL code with both, asynchronous and synchronous reset? https://de.mathworks.com/help/hdlfilter...
5 years ago | 1 answer | 0
1
answerQuestion
stateflow hdl code generation hierachy flatten
Hi, I use stateflow for HDL-Code generation of an fsm. The stateflow has several hierachies. The hierachies are mainly for rea...
5 years ago | 1 answer | 0
1
answerQuestion
HDL Coder custom file header - settings
Hi, generating VHDL-Code with HDL coder, there are some informations (like filename, date, module) in the default header. It ...
6 years ago | 1 answer | 0
1
answerQuestion
HDL Coder to / downto order
Hi, I'm using HDL Coder to generade VHDL code for a simulink block. In the entity, the port order is generated as follow: for...
6 years ago | 2 answers | 0
2
answersHow do you generate a registered output from Stateflow?
I have exactly the same question!
6 years ago | 0
Question
HDL Coder 'abs' : Double and complex data types not supported.
I'm using a simulink model to generate HDL code for simulation, with double values. The error is clear, as "Double and complex ...
6 years ago | 1 answer | 0
1
answerQuestion
stateflow variant states possible?
Is is possible to add variants of a state inside a stateflow diagram, similar to variant subsystems in simulink?
6 years ago | 3 answers | 1
3
answersQuestion
Why don't i get a data type mismatch error?
Hi, following is inside my simulink model: a Stateflow chart, inside this chart: a 2-dimensional array a(5,5), data type...
6 years ago | 0 answers | 0
0
answersQuestion
HDL Coder disable Clock Enable output port
How can I disable the Clock Enable output port in generated VDHL-Code? I can specify the name In HDL Code Generation -> Global ...
6 years ago | 2 answers | 0
2
answersQuestion
How do I display logged local data of stateflow in Logic Analyzer
I would like to log a Local variable in a stateflow diagram and view it in the Logic Analyzer together with other signals. I've...
6 years ago | 1 answer | 0
