photo

Ethan Tola


Last seen: 3 years ago Active since 2021

Followers: 0   Following: 0

Statistics

  • First Answer
  • First Review

View badges

Feeds

View by

Answered
How do i resolve this error for converting my Simulink Subsystem into a verilog code?
Hi Devendra! TL;DR: Try specifying the fractional bits in your fixed point definitions. I was having this same issue today as ...

3 years ago | 0