photo

JOAQUIN GARCIA ORDOÑEZ


Last seen: 1 year ago |  Active since 2020

Followers: 0   Following: 0

Statistics

  • First Review
  • Thankful Level 1

View badges

Feeds

View by

Question


Processor and FPGA Synchronization in Coprocessing Mode
Hello everyone. I'm following this documentation to run an experiment that is hardware-in-the-loop: https://mathworks.com/help/...

3 years ago | 1 answer | 0

1

answer

Question


HDL Coder won't map LUT into BRAM
Hello everyone. I am trying to implement a machine learning algorithm into an FPGA using HDL Coder. I was recommended to use LU...

4 years ago | 1 answer | 0

1

answer

Question


How can I modify mapping options in HDL Workflow Advisor in Simulink?
Hi everyone. I am trying to implement a design on a FPGA using Simulink's HDL Workflow Advisor. The block that I am trying to i...

5 years ago | 1 answer | 0

1

answer