HDL implementation for bit to integer conversion block
I had to use a design where an fsm treats a vector of bits and as an output of the fsm i had to convert it into an integer to be...
11 years ago | 2 answers | 0
Co-simulation with HDL verifier and Modelsim version
I have just a question about modelsim version supported with EDA Simulator link(HDL verifier). At documentation it says --Us...
11 years ago | 1 answer | 0