Statistics
RANK
97,556
of 300,673
REPUTATION
0
CONTRIBUTIONS
19 Questions
4 Answers
ANSWER ACCEPTANCE
89.47%
VOTES RECEIVED
1
RANK
of 21,042
REPUTATION
N/A
AVERAGE RATING
0.00
CONTRIBUTIONS
0 Files
DOWNLOADS
0
ALL TIME DOWNLOADS
0
CONTRIBUTIONS
0 Posts
CONTRIBUTIONS
0 Public Channels
AVERAGE RATING
CONTRIBUTIONS
0 Highlights
AVERAGE NO. OF LIKES
Feeds
Question
How to change folder for "slprj" folder generation?
Dear all, I have read the following question https://www.mathworks.com/matlabcentral/answers/535769-how-can-i-change-the-loca...
29 days ago | 1 answer | 0
1
answerQuestion
How to configure host interface and setup scripts for FPGA I/O?
Dear all, I am making a design for an RFSoC device using SoC Blockset add-on. I have deployed the design, now I want to sa...
1 month ago | 1 answer | 0
1
answerHow to map logic to RAMs instead of LUTs on FPGA?
Dear all, The solution is as follows: 1) Adjust the function so that it contains 32 smaller vectors from which I access only o...
1 month ago | 0
| accepted
Question
How to map logic to RAMs instead of LUTs on FPGA?
Dear all, I am using SoC Blockset to design an application for an AMD Zynq Ultrascale+ ZCU111 evaluation board. During the...
2 months ago | 1 answer | 0
1
answerHow to uninstall a support package after deletion of its files?
Hello again! I have contacted MATLAB support for the solution, and here it is: This is a known problem. To re-install the su...
2 months ago | 1
| accepted
Question
How is SoC Blockset working with Cortex-R5 processor on ZCU111?
Dear all, I am using SoC Blockset to design applications for AMD Zynq Ultrascale+ ZCU111 evaulation board, which has a hardwa...
2 months ago | 1 answer | 0
1
answerQuestion
Where is the algebraic loop coming from?
Dear all, I faced an issue with algebraic loop in simulink (see the model attached). When I update the model it says "Algebr...
2 months ago | 2 answers | 0
2
answersQuestion
How to uninstall a support package after deletion of its files?
Dear all, I am using MATLAB on Linux, where the support packages (add-ons for HW support) are installed under the "/home/<user...
3 months ago | 2 answers | 0
2
answersQuestion
How to send data from an RFSoC device to the Host PC?
Dear all, I am using AMD Zynq Ultrascale+ ZCU111 evaluation board for a simple receiver design. Currently I record a signal fr...
3 months ago | 1 answer | 0
1
answerHow to make a proper data transfer between FPGA and Processor?
The issue can be resolved as this: The samples, produced by the FPGA algorithm, are added to a FIFO in packages of N samples, f...
4 months ago | 0
| accepted
Question
How to make a proper data transfer between FPGA and Processor?
Dear all, I am using SoC Blockset for a simple receiver design for ZCU111 board. ADC is producing samples with period Ts,...
5 months ago | 2 answers | 0
2
answersQuestion
How are RFDC block and AXI4-Stream to Software block settings applied to the target board by SoC Builder?
Dear all, I am using SoC Blockset for a simple receiver design for AMD Zynq Ultrascale+ ZCU111 evaluation board. The Top mod...
5 months ago | 1 answer | 0
1
answerQuestion
Spectrum block shows incorrect dbm value
Dear all, In the attached model NCO generates a sine wave of 32MHz and spectrum is set to RBW of 1MHz, 50Ohm resistance. We ...
5 months ago | 1 answer | 0
1
answerQuestion
Does SoC Builder do build optimizations, can I see the resources mapping and can I change it?
Dear all, I am using SoC Blockset for a simple design for AMD Zynq Ultrascale+ ZCU111 evaluation board. If I understand it...
6 months ago | 2 answers | 0
2
answersQuestion
Propagation of signals in RF Data Converter block in simulation and on hardware
Dear all, I am using SoC Blockset to design a simple receiver using AMD Zynq Ultrascale+ ZCU111 evaluation board. The relevan...
6 months ago | 1 answer | 0
1
answerQuestion
RF Data Converter: input/output data types
Dear all, I am using the SoC Blockset add-on to create a design for ZCU111 evaluation board. 1) The RF Data converter bloc...
6 months ago | 1 answer | 0
1
answerStep wise execution of "Transmit and Receive Tone Using AMD RFSoC Device" for ZCU208 RFSoC Board
The step-by-step explanation would be too conprehensive not only for explaining, but for reading also. The best thing to do is t...
6 months ago | 0
Question
AXI4-Stream to Software clock frequency does not match FPGA clock frequency
Dear all, I am using SoC Blockset add-on and checking out the example "Transmit and Receive Tone Using RFSoC Device" (https://w...
7 months ago | 1 answer | 0
1
answerQuestion
Help to understand RF Data Converter clocking
Dear all, I am starting to use SoC Blockset add-on and now figuring out how RF Data Converter block works. For example I set...
7 months ago | 1 answer | 0
1
answerQuestion
Cannot find SoCData and rteEvent datatypes characteristics
Dear all, I was trying to figure out the following about SoCData datatype: 1) What are its dimensions? 2) Is this real or ...
7 months ago | 2 answers | 0
2
answersQuestion
Why do we need Asynchronous Task Specification block?
Dear all, I am learning how to work with SoC Blockset and curious about why we need Asynchronous Task Specification in Event-...
8 months ago | 1 answer | 0
1
answerQuestion
Data types mismatch in Simulink
Dear all, in the attached file you can find a project, obtained by following the instructions in SoC Blockset User's Guide, ...
8 months ago | 1 answer | 0
1
answerQuestion
Not possible to set-up SoC Blockset Support Package for AMD FPGA and SoC Devices
Dear all, I am using ZCU111 directly connected to PC with Ethernet cable and trying to install SoC Blockset Support Package fo...
8 months ago | 1 answer | 0
