Steven Hatcher
Followers: 0 Following: 0
C++, MATLAB, VHDL
Statistics
0 Questions
4 Answers
RANK
10,625
of 300,331
REPUTATION
4
CONTRIBUTIONS
0 Questions
4 Answers
ANSWER ACCEPTANCE
0.00%
VOTES RECEIVED
0
RANK
of 20,920
REPUTATION
N/A
AVERAGE RATING
0.00
CONTRIBUTIONS
0 Files
DOWNLOADS
0
ALL TIME DOWNLOADS
0
RANK
of 168,093
CONTRIBUTIONS
0 Problems
0 Solutions
SCORE
0
NUMBER OF BADGES
0
CONTRIBUTIONS
0 Posts
CONTRIBUTIONS
0 Public Channels
AVERAGE RATING
CONTRIBUTIONS
0 Highlights
AVERAGE NO. OF LIKES
Feeds
Need help understanding how vector adressing on the HDL Ram Blocks for Burst Read and Write
There is a new feature for the RAM System blocks in R2025a to control vector access behavior. You can try it out with the R2025a...
9 months ago | 0
HDL-Coder Delay Balancing in Feedback-Loop workaround
Hi Niklas, There is an optimization that can leverage a faster clock in regions of logic running at a slower rate. It looks lik...
3 years ago | 0
| accepted
Enabled Subsystem produce hold without bypass
Hi Andrew, The only way this style of code can be generated which avoids creation of the by-pass register is to have a delay at...
3 years ago | 0
Multiply and add not correctly mapping to a single DSP slice
Hi Justin, Are any of the adders using saturation or rounding logic that a Xilinx DSP48E1 would not natively support? Looking a...
3 years ago | 0
