Clear Filters
Clear Filters

failed to receive a control packet from the FPGA target

3 views (last 30 days)
Hi,
I am trying to perform the simulink example (fil_pid) using MATLAB 2014b, Vivado 2014.1, and Xilinx VC707 board. I performed all the steps successfully as shown in the figures below.
However, when I replace the controller and try to simulate the design, it gives me this error message:
I tried to check the connection with the FPGA (using ping command), and I found that it is working well. And the FPGA programming file is downloaded successfully.
So, I do not know what is really the problem.
Thanks.

Answers (1)

Jazmin
Jazmin on 13 Sep 2019
Hello, did you solve the problem, I found the same mistake, I'musing Atlys Spartan 6 development board... Please, need help

Categories

Find more on FPGA, ASIC, and SoC Development in Help Center and File Exchange

Tags

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!