Fpga in the loop with ethernet
10 views (last 30 days)
Show older comments
Hi everyone,
I have Atlys Spartan-6 board. I want to do fpga in the loop on simulink. created FIL block perfectly. I double clicked FIL block and load. Fpga plug ethernet and also jtag cable. Program loaded succesfully. When i try to run my simulink model with FIL block. I get an error as “failed to receive a comtrol packet from the FPGA target.” How do i fix it?
Also i am using ubuntu 16.04.
Sorry for my english.
Thanks for help
0 Comments
Answers (0)
See Also
Categories
Find more on HDL Coder in Help Center and File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!