Info

This question is closed. Reopen it to edit or answer.

How i know the cause of an error when generate a test case in the Simulink design verifier?

1 view (last 30 days)
ACHRAF RAYANI
ACHRAF RAYANI on 18 Mar 2013
Closed: MATLAB Answer Bot on 20 Aug 2021
Hi
How i know the cause of an error when generate a test case in the Simulink design verifier? I need this information to generate a coverage report if there aren't errors else i will specific the cause of the error of any model.
thnx
R.A

This question is closed.

Answers (0)

This question is closed.

Tags

Community Treasure Hunt

Find the treasures in MATLAB Central and discover how the community can help you!

Start Hunting!