FIL Wizard giving me a strange error
Show older comments
Hey all,
I'm trying to make a FIL model using the FPGA in the loop wizard. I've done this successfully before, I am simply doing it again with a different vhdl file. I go through all of the options, Hardware Options, Source Files, I/O Ports, and then I get to Build Options. When I select "Build" it halts and gives me an error at the bottom that says: "Error: Parameter 'taret_language' does not exist in the param repository." Taret is misspelled in the error. The vhdl file I am using has been simulated and runs fine in the simulator, I'm not sure what this error is - I have never seen it before. Any advice would be welcome
2 Comments
Kaustubha Govind
on 11 Jul 2013
What version of MATLAB are you using?
Wayne
on 12 Jul 2013
Accepted Answer
More Answers (1)
Wayne
on 12 Jul 2013
0 votes
Categories
Find more on FPGA-in-the-Loop in Help Center and File Exchange
Products
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!