From Algorithms to FPGA / ASIC Implementation with MATLAB and Simulink - MATLAB & Simulink
Video Player is loading.
Current Time 0:00
Duration 57:05
Loaded: 0.29%
Stream Type LIVE
Remaining Time 57:05
 
1x
  • descriptions off, selected
  • en (Main), selected
    Video length is 57:05

    From Algorithms to FPGA / ASIC Implementation with MATLAB and Simulink

    Overview

    Learn about generating HDL code from MATLAB® code and Simulink® models for FPGA and ASIC implementation. This session starts with a brief introduction to Model-Based Design and the hardware development workflow. A MathWorks engineer will then demonstrate the step-by-step process with HDL Coder™ to start from initial models, incorporate hardware-specific constructs, and generate Verilog and VHDL code for FPGAs and ASICs.

    Highlights

    • Using Simulink and Model-Based Design for hardware development.
    • Converting floating point to fixed point for hardware implementation
    • Incorporating MATLAB code into HDL workflows using Simulink
    • Prototyping designs on FPGA and SoC development boards

    Published: 19 May 2023