Error in conversion of simulink model into verilog code?
1 view (last 30 days)
Show older comments
SUKUMAR NAGINENI
on 17 Mar 2019
Answered: Kiran Kintali
on 17 Mar 2019
Hello,
We are getting an error while conversion of Simulink model into Verilog code using HDL coder. Anyone can resolve this problem.
The details of the current MATLAB version and the error attached below.
MATLAB 2015 b (32-bit).
0 Comments
Accepted Answer
Kiran Kintali
on 17 Mar 2019
Absence of the necessary files shows you seem to have installation issues.
Can you please do a clean reinstall and if it doesn't help can you contact MathWorks install team support?
Thanks
0 Comments
More Answers (0)
See Also
Categories
Find more on Introduction to Installation and Licensing in Help Center and File Exchange
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!