Set up HDL verifier
Show older comments
how can i fix this problem?
PS: I work with MATLAB 2019b, Quartus Prime 18.1 & FPGA cyclone IV GX.
Answers (1)
YP
on 21 Nov 2022
0 votes
The command line window shows "Expected programming file not generated".
You may need to check the project log see why the bit file gen failed.
Categories
Find more on FPGA, ASIC, and SoC Development in Help Center and File Exchange
on 16 Jan 2021
Community Treasure Hunt
Find the treasures in MATLAB Central and discover how the community can help you!
Start Hunting!
