photo

Mohamed BAGHDADI


Last seen: 1 year ago |  Active since 2021

Followers: 0   Following: 0

Statistics

  • First Answer

View badges

Feeds

View by

Answered
HDL Verifier and FPGA in the loop
Did not receive version information from the hardware. You must have a valid connection, a compatible development board, and co...

4 years ago | 0

Question


Set up HDL verifier
how can i fix this problem? PS: I work with MATLAB 2019b, Quartus Prime 18.1 & FPGA cyclone IV GX.

4 years ago | 1 answer | 0

1

answer