Verify VHDL and Verilog using HDL simulators and FPGA-in-the-loop test benches

HDL Verifier™ automatically generates test benches for Verilog® and VHDL® design verification. You can use MATLAB® or Simulink® to directly stimulate your design and then analyze its response using HDL cosimulation or FPGA-in-the-loop with Xilinx® and Intel® FPGA boards. This approach eliminates the need to author standalone Verilog or VHDL test benches.

HDL Verifier also generates components that reuse MATLAB and Simulink models natively in simulators from Cadence®, Mentor Graphics®, and Synopsys®. These components can be used as verification checker models or as stimuli in more complex test-bench environments such as those that use the Universal Verification Methodology (UVM).


Capabilities

HDL Cosimulation

Verify that your HDL code matches your MATLAB algorithms and Simulink models.

Learn more

SystemVerilog DPI Component Generation

Exports your MATLAB algorithm or Simulink subsystem for use in functional verification environments.

Learn more

FPGA-in-the-Loop Verification

Automate the implementation of HDL code on FPGA boards connected to your MATLAB or Simulink test environment.

Learn more

Transaction-Level Model Generation

Automatically generate IEEE 1666 SystemC TLM 2.0 compatible transaction-level models.

Learn more

Automated Verification Workflow with HDL Coder

Accelerate your FPGA and ASIC design and verification workflow.

Learn more

Product Resources

Discover more about HDL Verifier by exploring these resources.

Documentation

Explore documentation for HDL Verifier functions and features, including release notes and examples.

Functions

Browse the list of available HDL Verifier functions.

Blocks

View a Simulink library of blocks that HDL Verifier supports.

System Objects

Browse the list of available HDL Verifier System objects™.

System Requirements

View system requirements for the latest release of HDL Verifier.

Technical Articles

View articles that demonstrate technical advantages of using HDL Verifier.

User Stories

Read how HDL Verifier is accelerating research and development in your industry.

Community and Support

Find answers to questions and explore troubleshooting resources.

Hardware Support

Connect HDL Verifier to hardware platforms.


Try or Buy

Get a Free Trial

Test drive HDL Verifier.

Get a trial

Ready to Buy?

Purchase HDL Verifier and explore related products.

Contact sales
Pricing and licensing

Have Questions?

Jack

Contact Jack Erickson,
HDL Verifier Technical Expert

Email Jack

HDL Verifier requires MATLAB.


Related Solutions

Use HDL Verifier to solve scientific and engineering challenges:


News and Events

Engineers complete communication payload design simulation and hardware validation and verification with Simulink ® .

Improve ASIC and FPGA Verification Productivity