Videos und Webinare

Description
Code and Resources

Programming Intel SoC FPGAs with Embedded Coder and HDL Coder

Matt Fornero, MathWorks

Use MATLAB^® and Simulink^® to program Intel SoC FPGAs in a prototyping workflow. Use HDL Coder™ to create IP cores for the Intel^® SoC's programmable logic, and use Embedded Coder® to generate C code and build executables against real-time Linux^®.

Related Products

Learn More

Intel SoC FPGA Support from Embedded Coder

Intel SoC FPGA Support from HDL Coder

Related Information

Request trial of workflow for Intel SoCs

Featured Product

HDL Coder

Up Next:

This presentation, made by Nokia, focuses on the usage and benefits of Simulink HDL tools targeted for rapid prototyping and verification of SoCs.

Rapid Prototyping Using HDL Coder

Related Videos:

This presentation, made by Nokia, focuses on the usage and benefits of Simulink HDL tools targeted for rapid prototyping and verification of SoCs.

Rapid Prototyping Using HDL Coder (Highlights)

This is part two of a two-part series on this feature, showing how to use clock rate pipelining with other HDL Coder optimizations to trade off speed versus resource usage.

HDL Coder Clock Rate Pipelining, Part 2: Optimization

Generate VHDL and Verilog code for FPGA and ASIC designs using HDL Coder.

What Is HDL Coder?

Clock rate pipelining, introduced in HDL Coder R2014b, inserts new pipeline stages that are clocked at the faster FPGA clock rate. This is part one of a two-part series on this feature, introducing the feature and basic concepts.

HDL Coder Clock Rate Pipelining, Part 1: Introduction

View more related videos