HDL Verifier and FPGA in the loop

Hello All,

I am trying to use FPGA in the Loop (FIL) using HDL verifier and simulink, but I keep getting the error:

Did not receive version information from the hardware. You must have a valid connection, a compatible development board, and compatible versions of the block and FPGA programming file.

My board atlys board and I am not able to get reply from the board when I ping it. Can anyone tell me where I am wrong?

[Walter Roberson]

I received your email, but this is not a topic I have experience with.

The MAC address would be 12 hexadecimal digits.

There are different meanings of "ping" in use. The most common meaning requires knowing the IP address of the destination, but does not require knowing the MAC address. An IP address such as 192.168.0.1 would be common.

Answer 1

[Tao Jia]

There is a trouble shooting section in the HDL Verifier documentation. Try to see if that one helps you. It's possible a network setting issue.

Answer 2

[Pablo Medina]

hi, I am getting the same error. Did you solve your problem? Could you give me a hint?

Thanks, for the future answer.

Answer 3

[Prashant Funde]

If this problem is solved please give me some hint.

Answer 4

[LIANG GUO]

id not receive version information from the hardware. You must have a valid connection, a compatible development board, and compatible versions of the block and FPGA programming file.

Component: Simulink | Category: Model error

Answer 5

[Ricardo Mejia Mertel]

Hello, I know the thread is quite old but anyone was able to solve the problem?

best regards,

Ricardo

Answer 6

[hbot]

It helped in my case to readjust Windows network adapter "TCP/IPv4" properties to match the network settings of the evaluation board. Make sure that the subnet number is the same, but the host number is different. For example: PC IP 192.168.0.1, board's IP 192.168.0.2. Try pinging the board in Windows cmd (ping 192.168.0.2) - it must work.

The strange thing is that all connection checks passed in MATLAB (HDL Workflow advisor, vefircation during board's support package installation) with incorrect network settings, only the model simulation didn't run, until I set the correct network IP.

Answer 7

[Mohamed BAGHDADI]

Did not receive version information from the hardware. You must have a valid connection, a compatible development board, and compatible versions of the block and FPGA programming file.

Anyone was able to solve the problem?

PS: I am using Matlab 2019b, altera cyclone IV GX, Quartus prime 18.1 and JTAG Connection

best regards,

[xianpeng Li]

I am using JTAG Connection too,.my board is zynq, I can program to the board, but simulate failed. Do you solve it? my message is :

Programming FPGA ...Passed

Running FIL simulation ...Failed

Error:Did not receive version information from the hardware. You must have a valid connection, a compatible development board, and compatible versions of the block and FPGA programming file.

[Michelle Thompson]

Same error in both the symmetric filter HDL Coder example and the FIL PID verification example.

"Did not receive version information from the hardware. You must have a valid connection, a compatible development board, and compatible versions of the block and programming file"

Bitstream successfully programmed to the FPGA, but the motor controller simulation and the HDL Coder workflow advisor give the same error.

VIvado hardware manager programs the part with no problems. The zcu106 is connected via JTAG to a computer. The hardware is assigned to a VM. I'm logged into that VM to do this work. MATLAB is running on the same account on the same VM.

MATLAB R2021a, Vivado 2020.2, using the examples from the Mathworks website.

[Michelle Thompson]

Same error with the built-in test in the board selection tool.

To stop the test, press "Ctrl+C" in the MATLAB console window.

Starting FPGA-in-the-Loop test ...

Generating FPGA programming file ...Passed

Programming FPGA ...Passed

Running FIL simulation ...Failed

Error:Did not receive version information from the hardware. You must have a valid connection, a compatible development board, and compatible versions of the block and FPGA programming file.

[dechen Ai]

The same with you. Have you resoled the problem?

I am using Matlab 2019b, Xilinx zynq xc7z010clg400-1 FPGA baord, Vivado2017.4 and JTAG Connection.

[壹 王]

Hello！I receive the same error information.

I used HS2 JTAG cable, xilinx zynq XC7z020400-2, matlab 2021a. Did any fixed this problem ？

[Pradeepa Pachalla]

Have you clicked the 'load' button to load the bit file in the FIL subsystem of the generated FIL model? not loading the bit file also generates the error that you are observing.

Answer 8

[Anas EL-FECHTALI]

i'm using matlab 2022b to coimplemente on xilinx zynq XC7z020 , but i get an error :

Did not receive version information from the hardware. You must have a valid connection, a compatible development board, and compatible versions of the block and FPGA programming file.

Component:Simulink | Category:Model error

Is here someone who had the same issue?

[Anas EL-FECHTALI]

i used JTAG connection

[壹 王]

Hello！I receive the same error information.

I used HS2 JTAG cable, xilinx zynq XC7z020400-2, matlab 2021a,Can I have you email for talk ?

[Anas EL-FECHTALI]

hello, i solved this issue by respecting matlab vivado compatibility.for matlab 2020Rb you have to get vivado simulator 2020.2, for others:

• R2023a: Xilinx Vivado 2022.1
• R2022b: Xilinx Vivado 2020.2
• R2022a: Xilinx Vivado 2020.2
• R2021b: Xilinx Vivado 2020.1
• R2021a: Xilinx Vivado 2019.2
• R2020b: Xilinx Vivado 2019.2
• R2020a: Xilinx Vivado 2019.1
• R2019b: Xilinx Vivado 2018.3
• R2019a: Xilinx Vivado 2018.2
• R2018b: Xilinx Vivado 2017.4
• R2018a: Xilinx Vivado 2017.2
• R2017b: Xilinx Vivado 2016.4
• R2017a: Xilinx Vivado 2016.2
• R2016b: Xilinx Vivado 2015.4
• R2016a: Xilinx Vivado 2015.2
• R2015b: Xilinx Vivado 2014.4
• R2015a: Xilinx Vivado 2014.2
• R2014b: Xilinx Vivado 2013.4

sencondly, you have to install Hdl verifier support packages , go to Add-ons ---->Get Add-ons in matlab and configurate it. then launch run in your simulink design.

[Anas EL-FECHTALI]

sure, my e-mail :[e-mail]